High-level architecture

Results: 343



#Item
31X86 instructions / MOV / X86 architecture / Dynamic-link library / Shellcode / Software / High Level Assembly / X86 assembly language / Computing / Assembly languages / Computer architecture

So I needed to create a packed file using a particular product, however the company’s website is offline and their utility is

Add to Reading List

Source URL: www.mnin.org

Language: English - Date: 2006-08-18 13:01:11
32Information / High-Level Data Link Control / Binary Synchronous Communications / Flag sequence / Transmission Control Protocol / IBM Systems Network Architecture / Bit-oriented protocol / Universal asynchronous receiver/transmitter / Data transmission / Computing / Data

APPLICATION NOTE 1 USING SCC WITH Z8000 IN SDLC PROTOCOL

Add to Reading List

Source URL: www-clips.imag.fr

Language: English - Date: 2000-03-27 07:32:35
33Computing / Computer architecture / Electronics / High-Level Data Link Control / Logical Link Control / Zilog Z80

SCC™/ESCC™ USER’S MANUAL LIST OF TABLES Chapter 2 Table 2-1. Table 2-2.

Add to Reading List

Source URL: www-clips.imag.fr

Language: English - Date: 2000-03-27 07:32:35
34Computing / X86 assembly language / MOV / Low-level programming language / X86 / Algorithm / High Level Assembly / Decompiler / Computer architecture / X86 architecture / Assembly languages

Tracelet-Based Code Search in Executables Yaniv David Eran Yahav Technion, Israel

Add to Reading List

Source URL: www.cs.technion.ac.il

Language: English - Date: 2014-03-29 02:02:37
35Computer architecture / Functional languages / Programming paradigms / Computer data / Dataflow / Parallel computing / Directed acyclic graph / OCaml / Scala / Computing / Software engineering / Computer programming

DFScala: High Level Dataflow Support for Scala Daniel Goodman∗ Salman Khan Chris Seaton

Add to Reading List

Source URL: www.chrisseaton.com

Language: English - Date: 2013-03-27 03:32:35
36SystemC / Transaction-level modeling / Network switch / Routing / Fault-tolerant system / Transmission Control Protocol / Electronic engineering / Electronic design automation / Network On Chip

High-level Analysis for Reconfiguration of a Fault Tolerant Mesh-based NoC Architecture Using Transaction Level Modeling Homa Alemzadeh1, Fatemeh Refan1, Paolo Prinetto2, Zainalabedin Navabi1 1 CAD Research Laboratory

Add to Reading List

Source URL: users.crhc.illinois.edu

Language: English - Date: 2015-05-01 15:47:10
37Interoperability / Software / Open standard / Open-source software / Data distribution service / Object Management Group / Run-Time Infrastructure / High-level architecture / Middleware / Computing / Real-Time Innovations

WHITEPAPER A Business Model for an Interoperable World More than ever, program managers are elevating the goal of interoperability through a common, shared infrastructure to one of paramount importance in their mission-

Add to Reading List

Source URL: www.rti.com

Language: English - Date: 2015-04-10 15:34:04
38Network architecture / Logical Link Control / High-Level Data Link Control / Tangible user interface / User interface / Network packet / Interactive whiteboard / User interface techniques / Computing / Human–computer interaction

Implementing Phicons: Combining Computer Vision with InfraRed Technology for Interactive Physical Icons Darnell J. Moore*, Roy Want**, Beverly L. Harrison**, Anuj Gujar**, Ken Fishkin** * Center for Signal & Image Proces

Add to Reading List

Source URL: www.roywant.com

Language: English - Date: 2005-11-06 23:23:21
39Application software / Mathematical modeling / Numerical software / Visual programming languages / Modeling and simulation / Simulink / High-level architecture / Delta3D / Unmanned aerial vehicle / Software / Computing / Simulation software

Using Integrative Modeling for Advanced Heterogeneous System Simulation Tapasya Patki Hussain Al-Helal

Add to Reading List

Source URL: www.dsmforum.org

Language: English - Date: 2008-10-07 03:17:07
40Computing / Assembly languages / MOV / Transmeta / X86 / Hooking / JMP / High Level Assembly / CPUID / Computer architecture / X86 architecture / X86 instructions

Live Range Hole Allocation in Dynamic Binary Translation Wesley Attrot Daniel Nic´acio

Add to Reading List

Source URL: amas-bt.ece.utexas.edu

Language: English - Date: 1980-01-01 01:00:00
UPDATE